Test Resource Partitioning for System-on-a-Chip

Name: Test Resource Partitioning for System-on-a-Chip
Brand: Springer-Verlag New York Inc.
SKU: 9781402071195
Price: 476.19 PLN
Availability: InStock

Autor: Vikram Iyengar, Anshuman Chandra

Język:

Oprawa: Twarda

Wydawca: Springer-Verlag New York Inc.

Dostępność: Dostępna u dostawcy w małych ilościach

Wysyłamy za 13-18 dni

476.19 zł

Test Resource Partitioning for System-on-a-Chip is about test resource partitioning and optimization...

Informacje o książce

Autor

Vikram Iyengar, Anshuman Chandra

Język

Angielski

Oprawa

Książka - Twarda

Data wydania

2002

strony

232

EAN

9781402071195

ISBN

1402071191

Enbook ID

01417773

Wydawca

Springer-Verlag New York Inc.

Waga

1170

Wymiary

155 x 235 x 21

Pełny opis

Test Resource Partitioning for System-on-a-Chip is about test resource partitioning and optimization techniques for plug-and-play system-on-a-chip (SOC) test automation. Plug-and-play refers to the paradigm in which core-to-core interfaces as well as core-to-SOC logic interfaces are standardized, such that cores can be easily plugged into "virtual sockets" on the SOC design, and core tests can be plugged into the SOC during test without substantial effort on the part of the system integrator. The goal of the book is to position test resource partitioning in the context of SOC test automation, as well as to generate interest and motivate research on this important topic.§SOC integrated circuits composed of embedded cores are now commonplace. Nevertheless, There remain several roadblocks to rapid and efficient system integration. Test development is seen as a major bottleneck in SOC design, and test challenges are a major contributor to the widening gap between design capability and manufacturing capacity. Testing SOCs is especially challenging in the absence of standardized test structures, test automation tools, and test protocols.§Test Resource Partitioning for System-on-a-Chip responds to a pressing need for a structured methodology for SOC test automation. It presents new techniques for the partitioning and optimization of the three major SOC test resources: test hardware, testing time and test data volume.§Test Resource Partitioning for System-on-a-Chip paves the way for a powerful integrated framework to automate the test flow for a large number of cores in an SOC in a plug-and-play fashion. The framework presented allows the system integrator to reduce test cost and meet short time-to-market requirements.

Możesz być zainteresowany

Klienci, którzy kupili tę książkę, kupili również

Najczęściej wyszukiwane

Categories

Authors

Publishers

Produkty

Produkty

Najczęściej wyszukiwane

Categories

Authors

Publishers

Produkty

Produkty

Test Resource Partitioning for System-on-a-Chip

Informacje o książce

Pełny opis

Możesz być zainteresowany

Klienci, którzy kupili tę książkę, kupili również