Functional Verification of Programmable Embedded Architectures

Name: Functional Verification of Programmable Embedded Architectures
Brand: Springer-Verlag New York Inc.
SKU: 9781489973368
Price: 427.24 PLN
Availability: InStock

A Top-Down Approach

Autor: Nikil D Dutt

Język:

Oprawa: Miękka

Wydawca: Springer-Verlag New York Inc.

Dostępność: Dostępna u dostawcy

Wysyłamy za 5-8 dni

427.24 zł

It is widely acknowledged that the cost of validation and testing comprises a s- nificant percentage...

Informacje o książce

Autor

Nikil D Dutt

Język

Angielski

Oprawa

Książka - Miękka

Data wydania

2014

strony

180

EAN

9781489973368

ISBN

9781489973368

Enbook ID

09165432

Wydawca

Springer-Verlag New York Inc.

Waga

314

Wymiary

155 x 235 x 12

Pełny opis

It is widely acknowledged that the cost of validation and testing comprises a s- nificant percentage of the overall development costs for electronic systems today, and is expected to escalate sharply in the future. Many studies have shown that up to 70% of the design development time and resources are spent on functional verification. Functional errors manifest themselves very early in the design flow, and unless they are detected up front, they can result in severe consequence- both financially and from a safety viewpoint. Indeed, several recent instances of high-profile functional errors (e. g. , the Pentium FDIV bug) have resulted in - creased attention paid to verifying the functional correctness of designs. Recent efforts have proposed augmenting the traditional RTL simulation-based validation methodology with formal techniques in an attempt to uncover hard-to-find c- ner cases, with the goal of trying to reach RTL functional verification closure. However, what is often not highlighted is the fact that in spite of the tremendous time and effort put into such efforts at the RTL and lower levels of abstraction, the complexity of contemporary embedded systems makes it difficult to guarantee functional correctness at the system level under all possible operational scenarios. The problem is exacerbated in current System-on-Chip (SOC) design meth- ologies that employ Intellectual Property (IP) blocks composed of processor cores, coprocessors, and memory subsystems. Functional verification becomes one of the major bottlenecks in the design of such systems.

Możesz być zainteresowany

Klienci, którzy kupili tę książkę, kupili również

Najczęściej wyszukiwane

Categories

Authors

Publishers

Produkty

Produkty

Najczęściej wyszukiwane

Categories

Authors

Publishers

Produkty

Produkty

Functional Verification of Programmable Embedded Architectures

A Top-Down Approach

Informacje o książce

Pełny opis

Możesz być zainteresowany

Klienci, którzy kupili tę książkę, kupili również