Digital Timing Macromodeling for VLSI Design Verification

Name: Digital Timing Macromodeling for VLSI Design Verification
Brand: Springer, Berlin
SKU: 9780792395805
Price: 649.23 PLN
Availability: InStock

Autor: Jeong-Taek Kong, David V. Overhauser

Język:

Oprawa: Twarda

Wydawca: Springer, Berlin

Dostępność: Dostępna u dostawcy

Wysyłamy za 10-13 dni

649.23 zł

Digital Timing Macromodeling for VLSI Design Verification first of all provides an extensive history...

Informacje o książce

Autor

Jeong-Taek Kong, David V. Overhauser

Język

Angielski

Oprawa

Książka - Twarda

Data wydania

1995

strony

265

EAN

9780792395805

ISBN

0792395808

Enbook ID

01398327

Wydawca

Springer, Berlin

Waga

590

Wymiary

156 x 234 x 17

Pełny opis

Digital Timing Macromodeling for VLSI Design Verification first of all provides an extensive history of the development of simulation techniques. It presents detailed discussion of the various techniques implemented in circuit, timing, fast-timing, switch-level timing, switch-level, and gate-level simulation. It also discusses mixed-mode simulation and interconnection analysis methods. The review in Chapter 2 gives an understanding of the advantages and disadvantages of the many techniques applied in modern digital macromodels. The book also presents a wide variety of techniques for performing nonlinear macromodeling of digital MOS subcircuits which address a large number of shortcomings in existing digital MOS macromodels. Specifically, the techniques address the device model detail, transistor coupling capacitance, effective channel length modulation, series transistor reduction, effective transconductance, input terminal dependence, gate parasitic capacitance, the body effect, the impact of parasitic RC-interconnects, and the effect of transmission gates. The techniques address major sources of errors in existing macromodeling techniques, which must be addressed if macromodeling is to be accepted in commercial CAD tools by chip designers. The techniques presented in Chapters 4-6 can be implemented in other macromodels, and are demonstrated using the macromodel presented in Chapter 3. The new techniques are validated over an extremely wide range of operating conditions: much wider than has been presented for previous macromodels, thus demonstrating the wide range of applicability of these techniques.

Możesz być zainteresowany

Klienci, którzy kupili tę książkę, kupili również

Najczęściej wyszukiwane

Categories

Authors

Publishers

Produkty

Produkty

Najczęściej wyszukiwane

Categories

Authors

Publishers

Produkty

Produkty

Digital Timing Macromodeling for VLSI Design Verification

Informacje o książce

Pełny opis

Możesz być zainteresowany

Klienci, którzy kupili tę książkę, kupili również