This book is structured as a step-by-step course of study along the lines of a VLSI integrated circuit design project. The entire Verilog language is presented, from the basics to everything necessary ...Cały opis
This book is structured as a step-by-step course of study along the lines of a VLSI integrated circuit design project. The entire Verilog language is presented, from the basics to everything necessary for synthesis of an entire 70,000 transistor, full-duplex serializer-deserializer, including synthesizable PLLs. The author includes everything an engineer needs for in-depth understanding of the Verilog language: Syntax, synthesis semantics, simulation and test. Complete solutions for the 27 labs are provided in the downloadable files that accompany the book. For readers with access to appropriate electronic design tools, all solutions can be developed, simulated, and synthesized as described in the book. A partial list of design topics includes design partitioning, hierarchy decomposition, safe coding styles, back annotation, wrapper modules, concurrency, race conditions, assertion-based verification, clock synchronization, and design for test. A concluding presentation of special topics includes System Verilog and Verilog-AMS.
SZEROKI WYBÓR
Oferujemy ponad milion pozycji anglojęzycznych – od literatury pięknej po specjalistyczną .
DARMOWA WYSYŁKA
Darmowa wysyłka do Paczkomatu od 299 zł.
ATRAKCYJNE CENY
Staramy się by ceny książek były na jak najniższym poziomie, zawsze poniżej ceny zalecanej przez wydawcę. Wszystko po to, by każdy mógł sobie pozwolić na zakup.
14 DNI NA ZWROT
Zakupione u nas książki możesz zwrócić do 14 dni, bez podawania powodów. Wystarczy nas o tym poinformować drogą e-mailową i odesłać książki pod nasz adres, a my zwrócimy pieniądze.